View WL64040_283155.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Product Brief September 2003
WaveLANTM WL64040 Multimode Wireless LAN Baseband
1 Features
s s
Advanced low-power 0.13 m CMOS technology. Interfaces: -- Two serial MMI interfaces. -- Synchronous MDI interface. -- Serial three-wire control interface. -- Parallel RF port. -- Analog RX/TX IQ interface. -- Clock output. -- IEEE 1149.1 compliant JTAG test access port . -- Engineering test interface. Analog section: -- Clock input (40 MHz) for direct connection. -- Integrated A/D and D/A converters . -- RSSI ADC 7-bit (10 MHz). -- PA ADC 8-bit (1 MHz) measures the actual output power. -- PA DAC 7-bit (10 MHz) controls the PA bias. -- Integrated PLL circuit. -- Low-power, high-precision band gap for generation of reference voltage. OFDM features: -- Support of OFDM modulation/demodulation for all mandatory and optional data rates (6/9/12/18/ 24/ 36/48/54 Mbits/s) according to the IEEE 802.11a and IEEE 802.11g standards. -- Radar detection. -- Interpolation/decimation. -- Long and short slot time. -- Automatic gain control. -- Optimized Viterbi decoder. -- Channel tracking. DSSS/CCK functions: -- Support of DBPSK, DQPSK, and CCK for 1/2/5.5/ 11 Mbits/s according to the IEEE 802.11b and IEEE 802.11g standards. -- Long and short preamble. -- Resampling 20 MHz--22 MHz. -- Barker and CW detection in parallel to OFDM preamble detection for IEEE 802.11g operation. P-LFBGA-81-6 (green package). Supports OFDM and CCK PHY functions for IEEE 802.11a, IEEE 802.11b, and IEEE 802.11g products.
photo to come
s
2 Wireless LAN Applications
s s s s s s
High data-rate multimode applications. Client cards for notebooks, desktop PCs, and PDAs. Modules with WLAN functionality. Enterprise and home infrastructure devices. High-speed bridges and point-to-multipoint systems. Home entertainment and multimedia systems.
s
3 Description
The WaveLAN WL64040 multimode baseband processor contains the complete signal processing functionality for both OFDM and CCK modulation. It supports Agere's patented antenna diversity implementation, which provides enhanced data throughput and improved signal coverage. The baseband uses a 1.5 V internal power supply to dramatically reduce the power dissipation of high-speed OFDM signal processing, significantly improving battery life. In addition, it uses a novel method of iterative channel estimation to digitally enhance the tolerance of weak radio signals, ensuring reliable connections. It supports a digital interface to the WL60040 MAC, enabling system integration of the MAC with a simple interface to a single-chip radio module. The WL64040 provides an RF interface to connect to the WL54040 dual-mode 2.4 GHz/5 GHz RF transceiver and a digital interface to the WL60040.
s
s s
WaveLAN WL64040 Multimode Wireless LAN Baseband
Product Brief September 2003
3 Description (continued)
The WL64040 is designed to form a complete IEEE 802.11a/b/g WLAN chip set in combination with the WL60040 MAC, the WL54040 transceiver, and the WL54240 PA.
MDI-RX/TX DATA BRIDGE OFDM-MODULE OFDM-PHY RADAR DETECT OFDM-FSM AGC RSSI-ADC RF THREE-WIRE RFCONTROL RF CONTROL RX-FSM CCK/CW DETECT CCK PHY MMI_CCK MMI POWER ESTIMATION ANT.-SW RXEN TXEN PAON PA-DAC PA-ADC INT./ DEC I/Q-DAC I/Q-ADC
MDI
MDI-MUX
TX-FSM
RESAMPLING 22 MHz/20 MHz
CLK22 MMI-APB APB-MASTER
Figure 1. WL64040 Functional Block Diagram
MAC INTERFACE TESTMODE ETI / JTAG (6) (16 PINS) TM TDI TDO TMS TCK TRST ETCLK
OTHER INTERFACES (10 PINS) REFERENCE CLOCK (2) CURRENT CLK CLK_N IREF
RF INTERFACE (31 PINS) ANTENNA CONTROL (8) BAND SWITCH (2) RXTX CONTROL (4)
ANT_CTRL[7:0] BAND_SWLO_A BAND_SWHI_A RXEN TXEN RF_P_ON RF_LOCK RF_CLK RF_DATA RF_EN RX_I RX_I_N RX_Q RX_Q_N TX_I TX_I_N TX_Q TX_Q_N RSSI RSSI_N PA_ON PA_BS PA_PDT PA_PC VDDAXB VSSAXB VSSAGR VSSALN
RESET
RESET_N TXD_RXD [3:0] TXE TXC_RXC XBUSY MBUSY PDA SCK MOSI MISO MME_N MME_CCK_N CLKOUT WL64040 WIRELESS LAN BASEBAND PROCESSOR
MDI INTERFACE (9)
3-WIRE RF CONTROL I/F (3)
ANALOG RF INPUT (4)
MMI INTERFACE (5)
ANALOG RF OUTPUT (4)
CLOCK OUT (TO MAC IC)
RSSI INPUT (2) PA CONTROL (4)
VDDABBI VSSABBI VDDABBQ VSSABBQ VDDAAUX VSSAAUX
VDDADI G VSSADID VDDAPLL VSSAPLL
POWER SUPPLY POWER SUPPLY POWER POWER SUPPLY ANALOG/ MIXED DIG. AFE/ SUPPLY MISC (4) SIGNAL (6) PLL (4) DIGITAL (10) POWER SUPPLY (24 PINS)
Figure 2. WL64040 Logic Symbol 2 Agere Systems Inc.
VDDRF VDDRF VDDC (2) VDDP (2) VSS (4)
Preliminary Data Sheet September 2003
WaveLAN WL64040 Multimode Wireless LAN Baseband
4 Pin Definition and Functions
Table 1. Pin Descriptions
# H1 G2 G1 F2 F3 E2 E1 D1 D3 D2 C1 C3 C2 B1 A1 F4 J4 J1 B3 B4 A4 C4 D4 A5 H2 F8 F9 G8 G9 H9 J9 H7 J7 E5 Symbol TXD_RXD[0] TXD_RXD[1] TXD_RXD[2] TXD_RXD[3] TXE TXC_RXC XBusy MBusy PDA SCK MOSI MISO MME_N MME_CCK_N CLKOUT CLK CLK_N RESET_N TDI TDO TCK TMS TRST ETCLK TM TX_I TX_I_N TX_Q TX_Q_N RX_I RX_I_N RX_Q RX_Q_N RSSI I/O/Open Drain I/O I/O I/O I/O I O O O O I I O I I O AI AI I I/O O I/O I/O I/O O I AO AO AO AO AI AI AI AI AI Function MDI RX/TX data(0). MDI RX/TX data(1). MDI RX/TX data(2). MDI RX/TX data(3). MDI transmit enable. MDI clock. MDI transceiver busy. MDI medium busy. MDI PHY data available. MMI clock input. MMI data input. MMI data output. MMI enable (active-low). MMI enable CCK (active-low). WL60040 IC clock output (10 MHz/20 MHz). Clock input (40 MHz). Clock input reference. Reset (active-low). JTAG data input/ETD0. JTAG data output/ETD1. JTAG clock/ETD3. JTAG mode select/ETD2. JTAG test reset/ETSYNC. Engineering test interface clock. Test mode select (0 = JTAG, 1 = ETI). RF TX output (I-signal). RF TX output inverted (I-signal). RF TX output (Q-signal) RF TX output inverted (Q-signal) RF RX input (I-signal) RF RX input Inverted (I-signal) RF RX input (Q-signal). RF RX input inverted (Q-signal). RF RSSI input. # E7 B7 C7 H6 F6 A9 B8 A8 A7 C6 B5 C5 E4 C8 B9 G5 G6 J6 G7 F7 J8 H8 H3 G3 G4 J3 H5 H4 J2 J5 A6 A3 B6 D7 Symbol TX_EN PA_ON PA_BS PA_PDT PA_PC ANT_CTRL0 ANT_CTRL1 ANT_CTRL2 ANT_CTRL3 ANT_CTRL4 ANT_CTRL5 ANT_CTRL6 ANT_CTRL7 BAND_SWHI_A BAND_SWLO_A IREF VDDAAUX VSSAAUX VDDABBI VSSABBI VDDABBQ VSSABBQ VDDADIG VSSADIG VDDAPLL VSSAPLL VDDAXB VSSAXB VSSAGR VSSALN VDDC VDDC VDDRF VDDRF I/O/Open Drain O O O AI AO O O O O O O O O O O AI PA GA PA GA PA GA PA GA PA GA PA GA GA GA PC PC PD PD Function Transmitter enable. Power amplifier enable. Power amplifier band select PA TX power detect input. PA TX power control. Antenna control 0. Antenna control 1. Antenna control 2. Antenna control 3. Antenna control 4. Antenna control 5. Antenna control 6. Antenna control 7. 5 GHz input filter switch high band. 5 GHz input filter switch low band. Reference current 50 A. 1.5 V analog supply mixed signal. 1.5 V analog ground mixed signal. Supply ADC and DAC I channel. Ground ADC and DAC I channel. Supply ADC and DAC Qchannel. Ground ADC and DAC Qchannel. Supply digital part AFE. Ground digital part AFE. Supply PLL. Ground PLL. Supply mixed signal. Ground mixed signal. Ground guard ring. Ground low noise. Supply core. Supply core. Supply digital RF. Supply digital RF.
Agere Systems Inc.
3
WaveLAN WL64040 Multimode Wireless LAN Baseband
Product Brief September 2003
4 Pin Definitions and Functions (continued)
Table 1. Pin Descriptions (continued)
# F5 D8 D9 C9 E9 E6 E8 Symbol RSSI_N RF_CLK RF_DATA RF_EN RF_P_ON RF_LOCK RX_EN I/O/Open Drain AI O O O O I O Function RF RSSI input inverted. 3-wire RF interface clock. 3-wire RF interface data. 3-wire RF interface enable. RF transceiver power-on. PLL lock detection. Receiver enable. # F1 B2 A2 E3 D5 D6 Symbol VDDP VDDP VSS VSS VSS VSS I/O/Open Drain PD PD G G G G Function Supply MAC-interface I/O. Supply MAC-interface I/O. Ground digital. Ground digital. Ground digital. Ground digital.
5 Electrical Characteristics
Table 2. Absolute Maximum Ratings*
Parameter Supply Core Supply Digital RF Symbol VDDP VDDRF Min -0.9 -0.9 Max 4.0 4.0 Unit V V Parameter Voltage Analog Supply Core Symbol VDDA VDDC Min -0.3 -0.3 Max 1.7 1.7 Unit V V
* Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.
Table 3. Operating Conditions
Parameter Temperature Range Supply Core Supply Digital RF Symbol T VDDP VDDRF Min -30 3.0 2.6 Max 85 3.6 3.6 Unit C V V Parameter Voltage Analog Supply Core Symbol VDDA VDDC Min 1.4 1.4 Max 1.6 1.6 Unit V V
6 Ordering Information
Part Number WL64040-D Temperature Range (C) -30 to +85 Package P-LFBGA-81-6 Packing TBD MOQ TBD Comcode 7000550100
IEEE is a registered trademark of The Institute of Electrical and Electronic Engineers.
For additional information, contact your Agere Systems Account Manager or the following: INTERNET: http://www.agere.com E-MAIL: docmaster@agere.com N. AMERICA: Agere Systems Inc., Lehigh Valley Central Campus, Room 10A-301C, 1110 American Parkway NE, Allentown, PA 18109-9138 1-800-372-2447, FAX 610-712-4106 (In CANADA: 1-800-553-2448, FAX 610-712-4106) ASIA: Agere Systems Hong Kong Ltd., Suites 3201 & 3210-12, 32/F, Tower 2, The Gateway, Harbour City, Kowloon Tel. (852) 3129-2000, FAX (852) 3129-2020 CHINA: (86) 21-5047-1212 (Shanghai), (86) 755-25881122 (Shenzhen) JAPAN: (81) 3-5421-1600 (Tokyo), KOREA: (82) 2-767-1850 (Seoul), SINGAPORE: (65) 6778-8833, TAIWAN: (886) 2-2725-5858 (Taipei) EUROPE: Tel. (44) 1344 296 400
Agere Systems Inc. reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application. Agere is a registered trademark of Agere Systems Inc. Agere Systems, the Agere logo, and WaveLAN are trademarks of Agere Systems Inc.
Copyright (c) 2003 Agere Systems Inc. All Rights Reserved
September 2003 PB03-165WLAN

▲Up To Search▲

Price & Availability of WL64040

	To Download WL64040 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .